Results for "(deskewing<in>metadata) <and> (registers<in>metadata)"

e-mail

Your search matched 1 of 1193303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

(deskewing<in>metadata) <and> (registers<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

1. **Very high speed continuous sampling using matched delays**
   Clements, S.M.; Liu, W.; Kang, J.; Cavin, R.K., III;
   Electronics Letters
   Volume 30, Issue 6, 17 March 1994 Page(s):463 - 465
   AbstractPlus | Full Text: PDF(264 KB) IEE JNL

Results for "(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>m..." e-mail
Your search matched **3** of **1193303** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» View Session History
» New Search

Modify Search

(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>metadata) »

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance**
Hai Tao; Shaeffer, D.K.; Min Xu; Benyamin, S.; Condito, V.; Kudszus, S.; Qinghung Le
Shahani, A.; Xiaomin Si; Wong, W.; Tarsia, M.;
Solid-State Circuits, IEEE Journal of
Volume 38, Issue 12, Dec 2003 Page(s):2169 - 2180
AbstractPlus | Full Text: PDF(1434 KB) IEEE JNL

2. **43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interfac BiCMOS technology**
Koyama, A.; Harada, T.; Yamashita, H.; Takeyari, R.; Shiramizu, N.; Ishikawa, K.; Ito, M Yamashita, T.; Yabuki, S.; Ando, H.; Aida, T.; Watanabe, K.; Ohhata, K.; Takeuchi, S.; Yoshioka, H.; Kubota, A.; Takahashi, T.; Nii, H.;
Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE 2003 Page(s):232 - 490 vol.1
AbstractPlus | Full Text: PDF(684 KB) | Multimedia IEEE CNF

3. **Test challenges for SONET/SDH physical layer OC3 devices and beyond**
Udaya Shankar, N.;
Test Conference, 2001. Proceedings. International
30 Oct.-1 Nov. 2001 Page(s):502 - 511
AbstractPlus | Full Text: PDF(624 KB) IEEE CNF

Results for "(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>m..." e-mail
Your search matched **3** of **1193303** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» View Session History

» New Search

Modify Search

(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>metadata) »

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance**
Hai Tao; Shaeffer, D.K.; Min Xu; Benyamin, S.; Condito, V.; Kudszus, S.; Qinghung Le
Shahani, A.; Xiaomin Si; Wong, W.; Tarsia, M.;
Solid-State Circuits, IEEE Journal of
Volume 38, Issue 12, Dec 2003 Page(s):2169 - 2180
AbstractPlus | Full Text: PDF(1434 KB) IEEE JNL

2. **43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interfac BiCMOS technology**
Koyama, A.; Harada, T.; Yamashita, H.; Takeyari, R.; Shiramizu, N.; Ishikawa, K.; Ito, M Yamashita, T.; Yabuki, S.; Ando, H.; Aida, T.; Watanabe, K.; Ohhata, K.; Takeuchi, S.; Yoshioka, H.; Kubota, A.; Takahashi, T.; Nii, H.;
Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE 2003 Page(s):232 - 490 vol.1
AbstractPlus | Full Text: PDF(684 KB) | Multimedia IEEE CNF

3. **Test challenges for SONET/SDH physical layer OC3 devices and beyond**
Udaya Shankar, N.;
Test Conference, 2001. Proceedings. International
30 Oct.-1 Nov. 2001 Page(s):502 - 511
AbstractPlus | Full Text: PDF(624 KB) IEEE CNF

Day : Sunday
Date: 7/17/2005

Time: 15:50:42

PALM INTRANET

Application Number Information

Application Number: **09/988896**
Assignments

Examiner Number: **76906 / JONES, PRENELL**

Filing or 371(c) Date: **11/19/2001**
Group Art Unit: **2667** **IFW IMAGE**
Effective Date: **11/19/2001**
Class/Subclass: **370/516.000**
Application Received: **11/21/2001**
Lost Case: **NO**
Pat. Num./Pub. Num: **/20030095575**
Interference Number:
Issue Date: **00/00/0000**
Unmatched Petition: **NO**
Date of Abandonment: **00/00/0000**
L&R Code: Secrecy Code:**1**
Attorney Docket Number: **021067-000200US**
Third Level Review: **NO**
Secrecy Order: **NO**
Status: **30 /DOCKETED NEW CASE - READY FOR EXAMINATION**
Status Date: **03/17/2002**
Confirmation Number: **9182**
Oral Hearing: **NO**

Title of Invention: **METHOD AND CIRCUIT FOR DE-SKEWING DATA IN A COMMUNICATION SYSTEM**

Bar Code	PALM Location	Location Date	Charge to Loc	Charge to Name	Employee Name	Location

Appln Info | Contents | Petition Info | Atty/Agent Info | Continuity Data | Foreign Data | Invi

Search Another: Application# [ ] Search **or Patent#** [ ] Search

PCT / [ ] / [ ] Search **or PG PUBS #** [ ] Search

Attorney Docket # [ ] Search

Bar Code # [ ] Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

Refine Search

Search Results -

Term	Documents
MULTIPLEX	34427
MULTIPLEXES	10345
(75 AND MULTIPLEX).USPT.	0
(L75 AND MULTIPLEX).USPT.	0

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L78

Refine Search | Recall Text | Clear | Interrupt

Search History

DATE: Sunday, July 17, 2005 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=USPT; PLUR=YES; OP=ADJ			
L78	L75 and multiplex	0	L78
L77	L76 and SONET	0	L77
L76	L75 and multiplexer	2	L76
L75	deskewing and plurality adj latches	3	L75
L74	deskewing and latches	182	L74
L73	L69 and mux	0	L73
L72	L69 and multiplexing	0	L72
L71	L69 and multiplexer	0	L71
L70	L69 and multiplex	0	L70
L69	de-skewing and plurality adj registers	1	L69
L68	L66 and optical	0	L68

L67	L66 and optical	0	L67
L66	L65 and output adj port and input adj port	2	L66
L65	L64 and multiplexer	10	L65
L64	L62 and skewing	17	L64
L63	L62 and de-skewing	1	L63
L62	first adj register and second adj register and third adj register	2176	L62
L61	system near chip and framer near chip	0	L61
L60	system adj chip and framer adj chip	0	L60

DB=PGPB,USPT; PLUR=YES; OP=ADJ

L59	L57 and SONET	2	L59
L58	L57 and SDH	1	L58
L57	L55 and de-skewing	4	L57
L56	L55 and de-skew	4	L56
L55	370/516.ccls.	641	L55
L54	L53	2	L54
L53	TCTL and SDH and skew	2	L53
L52	L49 and SONET	7	L52
L51	TCTL and de-skewing	2	L51
L50	L49 and TCTL	1	L50
L49	L47 and sequence	11	L49
L48	L47 and training	2	L48
L47	L46 and bits	11	L47
L46	L45 and chip	11	L46
L45	L44 and skew	14	L45
L44	framer and de-skewing	15	L44
L43	L39 and framer	2	L43
L42	L41 and framer	1	L42
L41	L40 and frame	4	L41
L40	L39 and chip	7	L40
L39	L38 and bits	9	L39
L38	skew and TCTL	9	L38
L37	L35 and optics	1	L37
L36	L35 and OPtical	1	L36
L35	L33 and skew	8	L35
L34	L33 and SONET	2	L34
L33	L32 and sequence	12	L33
L32	L30 and bits	17	L32
L31	L30 and training and bits	2	L31
L30	L29 and early and late	23	L30
L29	de-skewing	330	L29
L28	L26 and de-skewing	0	L28

L27	L26 and de-skew	0	L27
L26	L23 and frame	18	L26
L25	L23 and de-frame	0	L25
L24	L23 and framer	2	L24
L23	L22 and early and late	19	L23
L22	l11 and skew	21	L22
L21	L19 and skew	0	L21
L20	L19 and training near bit	0	L20
L19	sequence near training near chip	12	L19
L18	training near bit near skew	0	L18
L17	early near skew and late near skew	2	L17
L16	L15 and early and late	41	L16
L15	SONET and chip and skew	176	L15
L14	SONET and system near chip and framer near chip	1	L14
L13	L11 and skewing	1	L13
L12	L11 and skewed	2	L12
L11	L6 and first near chip and second near chip	21	L11
L10	L9 and early and late	4	L10
L9	L8 and bits	10	L9
L8	L6 and training near sequence	10	L8
L7	L6 and sequence and training near bits	2	L7
L6	SONET and skew	295	L6
L5	SONET and training near sequence and training near bit	2	L5
L4	de-skew near data	26	L4
L3	late near skew and early near skew	2	L3
DB=USPT; PLUR=YES; OP=ADJ			
L2	late near skew and early near skew	0	L2
L1	late near scew and early near scew	0	L1

END OF SEARCH HISTORY